|
Written by Jalil
|
|
Saturday, 05 April 2008 |
There was a photography competition organized by ECS recently. Entries were divided into 4 different categories with two prizes, the first prize is £75 and the second is £25 for each category. I have participated in this competition, but unfortunately I did not win any prize! The reason for that was the outstanding quality of the photos entered. Click on read more to see the participating photos. And here is a gallery of the photos that I submitted ( Eventually, ECS have asked my permission to allow them to publish two of my photos on the MSc Prospectus !! )
|
|
|
|
Last Updated ( Saturday, 05 April 2008 )
|
|
|
Written by Jalil
|
|
Thursday, 27 March 2008 |
|
This is a handy ebnf description of the VHDL language grammar (syntax) rules. The rules are also hyperlinked for easy navigation. Source (VHDL Language Reference Manual ) |
|
Last Updated ( Monday, 07 April 2008 )
|
|
|
Written by Jalil
|
|
Wednesday, 26 March 2008 |
ABSTRACTThis paper represents a report of an individual research project on the important aspects of High-Level (Behavioural) Synthesis of digital systems. The motivations behind automating the process of VLSI design are outlined and the challenges defined. A review of some of the significant works on the subtasks of behavioural synthesis is presented. A number of scheduling techniques are explained, and the interdependence between the HLS subtasks is stressed. The report also shows the importance of low power, reliability and testability considerations at high levels of abstraction in the design flow. The necessity of comparing and evaluating different high-level synthesis techniques is discussed. |
|
Last Updated ( Monday, 31 March 2008 )
|
|
|
Written by Jalil
|
|
Wednesday, 28 November 2007 |
|
Two months into my PhD now, and I already have an idea of what needs to be done to achieve the ultimate goal! (Not the real goal though) As part of the system I am creating, I need to create a VHDL parser! This is no trivial task. Simply because everything I read in the internet and in a couple of papers agrees that the VHDL standard BNF specification is an ambigious grammar. This means that using a parser generator tool like Bison(YACC) is not the safest option. Since Bison resolves reduce/reduce conflicts by choosing to use the rule that appears first in the grammar, it is very risky to rely on this. "According to the Bison manual" The only way such a parser generator can be usefull is by changing the standard BNF specification in order to eliminate those conflicts. I found a VHDL BNF grammar for YACC that was modified and only produces 3 shift/reduce and 3 reduce/reduce conflicts. This is nice, but I really need to go through the changes one by one trying to spot any unwanted mistakes. The other way, is to create a parser from scratch. Maybe reuse some parts of the bison generated source code to reduce the time it will take to create a fresh parser. For the time being.. I have no conclusion to write in this post !
|
|
Last Updated ( Thursday, 03 April 2008 )
|
|
|
Written by Jalil
|
|
Tuesday, 09 October 2007 |
|
Today is the second day of my PhD. I already have a desk and ordered a new PC which will arrive in about 20 odd days... I have done most paperwork and met briefly with my supervisor.. we've agreed a meeting early next week.. so that's a very good oportunity for me to finish reading a thesis related to my research and get some technical books from the library. So far so good and off I go to do some reading... |
|
|
University 
